English
You are here:
MIPI C/D-PHY CSI-2 RX IP
Innosilicon CSI-2 Receiver implements MIPI CSI-2 as well as C/D-PHY protocols. The CSI-2 link protocol specification is a part of group of communication protocols defined by MIPI Alliance standards intended for mobile system chip to chip communications. The CSI-2 specification is specially targets for Camera to Image application processor communication.
Innosilicon CSI-2 Receiver operates as a receiver of a CSI-2 link, which consists of a C/D combo PHY and a CSI-2 controller.
The C/D combo PHY is used for the data transmission from a CSI-2 compliant camera sensor. In C/D-PHY, the link includes a High-Speed signaling for fast-data traffic and a low-power signaling mode for control purposes. Error information is generated for application layer to do further operation.
The CSI-2 Receiver Controller works as a protocol layer between application layer and physical layer. It implements all three layers defined by CSI-2 Specifications, including Pixel Packing, Low Level Protocol, and Lane Management.
Innosilicon CSI-2 Receiver operates as a receiver of a CSI-2 link, which consists of a C/D combo PHY and a CSI-2 controller.
The C/D combo PHY is used for the data transmission from a CSI-2 compliant camera sensor. In C/D-PHY, the link includes a High-Speed signaling for fast-data traffic and a low-power signaling mode for control purposes. Error information is generated for application layer to do further operation.
The CSI-2 Receiver Controller works as a protocol layer between application layer and physical layer. It implements all three layers defined by CSI-2 Specifications, including Pixel Packing, Low Level Protocol, and Lane Management.
View MIPI C/D-PHY CSI-2 RX IP full description to...
- see the entire MIPI C/D-PHY CSI-2 RX IP datasheet
- get in contact with MIPI C/D-PHY CSI-2 RX IP Supplier