This MIPI C-PHY & D-PHY combo IP is designed to compliant with the MIPI C-PHY v1.0 & D-PHY v1.2 specifications. It is designed for low power and high-performance application. The primary application is for the physical layer CSI-2 (Camera Serial Interface). Other applications that require a high data rate serial link may also benefit from the implementation of the C-PHY & D-PHY combo IP. The C-PHY & D-PHY combo IP implementation for CSI operating at a maximum high speed bit rate of 2500Mbps per each lane for D-PHY and 5700Mbps per each lane for C-PHY. The data lanes also support low power data communication operating at a maximum bit rate of 10Mbps.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.