English
You are here:
MIPI C-PHY 5nm
The Qualitas MIPI C-PHY is an advanced hard macro IP designed on Samsung 5nm process node. It adheres to MIPI C-PHY v2.1 standards, enabling high-bandwidth data transmission or reception off-chip at speeds up to 8Gsps per lane.
With integrated TX and RX capabilities on a single lane, it supports flexible role switching to optimize size efficiency as required. Supporting HS, LP, ALP, and CD modes, the C-PHY IP facilitates bi-directional data transmission in LP or HS mode. It also includes essential components such as I/O pads, ESD structures, and BIST features like loopback and scan for seamless integration.
With integrated TX and RX capabilities on a single lane, it supports flexible role switching to optimize size efficiency as required. Supporting HS, LP, ALP, and CD modes, the C-PHY IP facilitates bi-directional data transmission in LP or HS mode. It also includes essential components such as I/O pads, ESD structures, and BIST features like loopback and scan for seamless integration.
View MIPI C-PHY 5nm full description to...
- see the entire MIPI C-PHY 5nm datasheet
- get in contact with MIPI C-PHY 5nm Supplier
Block Diagram of the MIPI C-PHY 5nm IP Core
