MIPI D-PHY Transmitter IP Core

The MIPI D-PHY Transmitter IP Core is compliant with the MIPI Alliance Standard for D-PHY. The MIPI D-PHY Transmitter is configured as a MIPI master and consists of 4 lanes: 1 Clock lane and 3 data lanes, which makes it suitable for display interface applications (DSI). The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.

• see the entire MIPI D-PHY DSI TX (Transmitter) IP datasheet
• get in contact with MIPI D-PHY DSI TX (Transmitter) IP Supplier