English
You are here:
MIPI D-PHY - TSMC 40nm LP
The T40LP_MIPIDPHYV01 IP is a MIPI D-PHY and LVDS based on TSMC 40nm LP process. It is suitable for the interface between the timing controller and column drivers.
View MIPI D-PHY full description to...
- see the entire MIPI D-PHY datasheet
- get in contact with MIPI D-PHY Supplier
Block Diagram of the MIPI D-PHY - TSMC 40nm LP
