MIPI D-PHY/LVDS Combo DSI RX (Receiver) in TSMC 110G

The MXL-DPHY-LVDS-DSI-RX-T-110G is a high-frequency, low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY and compatible with the TIA/EIA-644 LVDS standard.
The IP is configured as a MIPI slave and consists of 5 lanes: 1 Clock lane and 4 data lanes, which make it suitable for display serial interface applications (DSI).
The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control

• see the entire MIPI D-PHY/LVDS Combo DSI RX (Receiver) in TSMC 110G datasheet
• get in contact with MIPI D-PHY/LVDS Combo DSI RX (Receiver) in TSMC 110G Supplier