English
You are here:
MIPI D-PHY Rx IP, Silicon Proven in SMIC 55LL
The D-PHY specification, version 1.2, is perfectly complied with by the MIPI D-PHY Analog RX IP Core. Supported protocols include the Display Serial Interface (DSI) and MIPI Camera Serial Interface (CSI-2). This RX PHY consists of one clock lane and four data lanes. The D-PHY is made up of an analogue front end for creating and receiving electrical level signals and a digital back end for managing I/O operations. internally terminated resistor that is automatically calibrated.
View MIPI D-PHY Rx IP, Silicon Proven in SMIC 55LL full description to...
- see the entire MIPI D-PHY Rx IP, Silicon Proven in SMIC 55LL datasheet
- get in contact with MIPI D-PHY Rx IP, Silicon Proven in SMIC 55LL Supplier
Block Diagram of the MIPI D-PHY Rx IP, Silicon Proven in SMIC 55LL
MIPI DPHY Rx IP
- MIPI C-PHY/D-PHY Combo RX+ IP (4.5Gsps/4.5Gbps) in TSMC N5
- MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- MIPI C-PHY/D-PHY Combo RX IP 4.5Gsps/4.5Gbps in TSMC N7
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP
- MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+