English
You are here:
MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP
The MIPI D-PHY Analog RX IP Core is fully compliant to the D-PHY specification version 1.2. It supports the MIPI Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. It is a RX PHY with one clock lane and 4 data lanes. The D-PHY consists of an analog front end to generate and receive the electrical level signals, and a digital back end to control the I/O functions. Internal termination resistor with auto-calibration.
View MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP full description to...
- see the entire MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP datasheet
- get in contact with MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP Supplier
Block Diagram of the MIPI D-PHY Rx IP, Silicon Proven in TSMC 22ULP
MIPI DPHY Rx IP
- MIPI C-PHY/D-PHY Combo RX+ IP 4.5Gsps/4.5Gbps in TSMC N5
- MIPI C-PHY/D-PHY Combo CSI-2 RX+ IP (6.0Gsps/trio, 4.5Gbps/lane) in TSMC N6
- MIPI C-PHY/D-PHY Combo RX IP 4.5Gsps/4.5Gbps in TSMC N7
- MIPI D-PHY Tx IP, Silicon Proven in TSMC 22ULP
- MIPI D-PHY Universal Tx / Rx v1.1 @1.5ghz Ultra Low Power for IoT & Wearables
- MIPI D-PHY Rx IP, Silicon Proven in TSMC 28HPC+