English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
MIPI D-PHY Transmitter IP, 80Mbps - 1.5Gbps, UMC 40nm LP process
MIPI Transmitter 80Mbps~1.5Gbps with 1-clock lane, 2-data lanes, UMC 40nm LP/RVT/LVT Low-K process.
View MIPI D-PHY Transmitter IP, 80Mbps - 1.5Gbps, UMC 40nm LP process full description to...
- see the entire MIPI D-PHY Transmitter IP, 80Mbps - 1.5Gbps, UMC 40nm LP process datasheet
- get in contact with MIPI D-PHY Transmitter IP, 80Mbps - 1.5Gbps, UMC 40nm LP process Supplier
MIPI PHY IP
- MIPI I3C PHY - TSMC (12nm, 7nm, 5nm, and 22nm) - GF 12nm
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Globalfoundries 12nm MIPI D-PHY V1.2@2.5GHz
- MIPI D-PHY Universal IP in TSMC 22ULP