MIPI D-PHY Tx IP, Silicon Proven in GF 55LP

The D-PHY specification, version 1.2, is completely complied with by the MIPI D-PHY Analog TX IP Core. The Display Serial Interface and the MIPI Camera Serial Interface (CSI-2) are both compatible with it (DSI protocols). One clock lane and four data lanes make up this TX PHY. An analogue front end produces and receives electrical level signals, while a digital back end controls the I/O operations. automatic calibration for an inbuilt termination resistor A MIPI DSI PHY (MIPI TX DPHY), the D-PHY consists of a PLL, a Clock Lane, four Data Lanes, and a clock lane in addition to a D-PHY that may be used as a GPIO bank with a 5V tolerance

• see the entire MIPI D-PHY Tx IP, Silicon Proven in GF 55LP datasheet
• get in contact with MIPI D-PHY Tx IP, Silicon Proven in GF 55LP Supplier