MIPI D-PHY Tx IP, Silicon Proven in UMC 55LP

Version 1.2 of the D-PHY specification is completely complied with by the MIPI D-PHY Analog TX IP Core. It is compatible with the Display Serial Interface and the MIPI Camera Serial Interface (CSI-2) (DSI protocols). With one clock lane and four data lanes, it is a Tx PHY. A digital back end controls the I/O operations, and an analogue front end produces and receives electrical level signals. auto-calibrating internal termination resistor The D-PHY is a MIPI DSI PHY (MIPI TX DPHY) and has a PLL, a clock lane, four data lanes, and a clock lane. It can be used as a GPIO bank with a 5V tolerance.

• see the entire MIPI D-PHY Tx IP, Silicon Proven in UMC 55LP datasheet
• get in contact with MIPI D-PHY Tx IP, Silicon Proven in UMC 55LP Supplier