MIPI D-PHY Universal IP in TSMC 28HPM

The MXL-PHY-MIPI-UNIVERSAL-T-028 is a high-frequency low-power, low-cost, source-synchronous, Physical Layer compliant with the MIPI Alliance Standard for D-PHY.

The MIPI D-PHY Transmitter can be configured as a MIPI master or slave and consists of 5 lanes: 1 Clock lane and 4 data lanes.

The High-Speed signals have a low voltage swing, while Low-Power signals have large swing. High-Speed functions are used for High-Speed Data traffic while low power functions are mostly used for control.

• see the entire MIPI D-PHY Universal IP in TSMC 28HPM datasheet
• get in contact with MIPI D-PHY Universal IP in TSMC 28HPM Supplier