English
ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
You are here:
MIPI D-PHY Universal IP in TSMC 65GP
The MXL-D-PHY-UNIV-T-65GP is a high-frequency, low-power, low-cost, source-synchronous, physical Layer supporting the MIPI Alliance Specification for D-PHY v2.1. The PHY can be configured as a MIPI Master or MIPI Slave supporting camera interface CSI-2 and display interface DSI/DSI-2 applications.
View MIPI D-PHY Universal IP in TSMC 65GP full description to...
- see the entire MIPI D-PHY Universal IP in TSMC 65GP datasheet
- get in contact with MIPI D-PHY Universal IP in TSMC 65GP Supplier
Block Diagram of the MIPI D-PHY Universal IP in TSMC 65GP
