English
Aeonic Generate Digital PLL for multi-instance, core logic clocking
You are here:
MIPI DSI-2 DSC RX IP
Innosilicon MIPI DSI-2 DSC RX IP implements the MIPI C/D-PHY as well as MIPI DSI-2 protocols and contains the DSC (Display Stream Compression) algorithm defined by VESA. The DSI-2 link protocol specification is a part of group of communication protocols defined by MIPI® Alliance, which is intended for mobile system chip to chip communications. The MIPI DSI-2 specification is specifically targeted for the display communications in image application processors.
Innosilicon MIPI DSI-2 DSC RX operates as a receiver of a DSI-2 link, which consists of a MIPI C/D combo PHY, a DSI-2 controller, and a DSC decoder.
The MIPI C/D combo PHY is used for the data transmission from a DSI-2 compliant display module. In C/D combo PHY, data streams are organized as packets. Error information is generated for the application layer to do further operation.
The DSI-2 controller works as a protocol layer between the application layer and physical layer, which aims to reconstruct the data streams from the C/D-PHY. Innosilicon DSI-2 controller implements all three layers defined by DSI-2 specification, including Pixel/Byte Packing, Low Level Protocol, and Lane Management.
The DSC decoder algorithm is a visually lossless compression algorithm with a compression ratio of up to 3:1. The DSC algorithm enables low-cost hardware implementations of visually lossless video compression over display links.
Innosilicon MIPI DSI-2 DSC RX operates as a receiver of a DSI-2 link, which consists of a MIPI C/D combo PHY, a DSI-2 controller, and a DSC decoder.
The MIPI C/D combo PHY is used for the data transmission from a DSI-2 compliant display module. In C/D combo PHY, data streams are organized as packets. Error information is generated for the application layer to do further operation.
The DSI-2 controller works as a protocol layer between the application layer and physical layer, which aims to reconstruct the data streams from the C/D-PHY. Innosilicon DSI-2 controller implements all three layers defined by DSI-2 specification, including Pixel/Byte Packing, Low Level Protocol, and Lane Management.
The DSC decoder algorithm is a visually lossless compression algorithm with a compression ratio of up to 3:1. The DSC algorithm enables low-cost hardware implementations of visually lossless video compression over display links.
View MIPI DSI-2 DSC RX IP full description to...
- see the entire MIPI DSI-2 DSC RX IP datasheet
- get in contact with MIPI DSI-2 DSC RX IP Supplier