English
You are here:
MIPI Compliant M-PHY
The MIPI M-PHY is a high-frequency low-power, low-cost, Physical Layer IP compliant with the MIPI Alliance Standard for M-PHY. The IP can be used as a physical layer for many applications, including interfaces for display, camera, audio, video, memory, power management and Baseband to RFIC.
It supports the following standards: DigRF v4, CSI-3, DSI-2, Uniport-M (UniPro1.5) and JC-64.1 UFS.
By using efficient BURST mode operation with scalable speeds, significant power savings can be obtained.
Selection of signal slew rate and amplitude allows reduction of EMI/RFI, while maintaining low bit error rates.
It supports the following standards: DigRF v4, CSI-3, DSI-2, Uniport-M (UniPro1.5) and JC-64.1 UFS.
By using efficient BURST mode operation with scalable speeds, significant power savings can be obtained.
Selection of signal slew rate and amplitude allows reduction of EMI/RFI, while maintaining low bit error rates.
View MIPI M-PHY Compliant (HS-G2) IP full description to...
- see the entire MIPI M-PHY Compliant (HS-G2) IP datasheet
- get in contact with MIPI M-PHY Compliant (HS-G2) IP Supplier
Block Diagram of the MIPI Compliant M-PHY
MIPI M-PHY IP
- MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3E)
- MIPI M-PHY - TSMC 40nm
- MIPI M-PHY G4 Designed For TSMC 28nm HPC+
- UFS 4.0 Host Controller compatible with M-PHY 5.0 and UniPro 2.0
- MIPI M-PHY HS-G4 IP (M-PHY v4.1) in TSMC 40G
- UFS 3.0 Host Controller with AES Encryption compatible with M-PHY 4.0 and UniPro 1.8