100G AES Encryption Core
VDC-M (VESA Display Compression-M) Encoder
MIPI D-PHY Rx-Only 2 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
Mixel Announces the Opening of New Branch in Da Nang, Vietnam
intoPIX and Nextera-Adeas Announce Latest IPMX Demo Design with JPEG XS on Compact FPGAs at ISE 2025
Certus releases radiation-hardened I/O Library in GlobalFoundries 12nm LP/LP+
Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
SoC design: What's next for NoCs?
How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
The Cyber Resilience Act and its Impact on Embedded Systems
How JESD204 Self-Synchronizing Receiver works: An in-depth look
Revolutionizing Power Efficiency in PCIe 6.x: L0p and Flit Mode in Action
Join D&R
Already on D&R? Sign in
© 2024 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
