English
You are here:
MIPI M-PHY v4.1 IP, Silicon Proven in UMC 28 HPC
The MIPI M-PHY Gear 4 IP is compatible with the most recent MIPI Feature Storage IP Solution SerDes PHY Product Brief Alliance M-PHY v4.1 Specification, UniPro v1.8 Specification, and Universal Flash Storage (UFS) v3.0 Specification. a high-bandwidth serial interface technology that was created especially for mobile applications to achieve decreased pin count and superior energy efficiency. It can support HS Gear4 rates of up to 11.6Gbps. The RMMI interface-compatible MIPI M-PHY Gear 4 IP supports the UniPro controller and UFS Controller. The MIPI M-PHY provides a low-cost Build-In-Self-Test for dependable embedded system debugging and receiver ocular data monitoring (BIST).
View MIPI M-PHY v4.1 IP, Silicon Proven in UMC 28 HPC full description to...
- see the entire MIPI M-PHY v4.1 IP, Silicon Proven in UMC 28 HPC datasheet
- get in contact with MIPI M-PHY v4.1 IP, Silicon Proven in UMC 28 HPC Supplier
Block Diagram of the MIPI M-PHY v4.1 IP, Silicon Proven in UMC 28 HPC
mphy g4 ip IP
- MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3E)
- MIPI M-PHY G4 Designed For TSMC 28nm HPC+
- MIPI M-PHY G4 Type 1 2TX2RX in GF (12nm)
- MIPI M-PHY G4 Type 1 1Tx1RX in TSMC (16nm, 12nm, N5)
- MIPI M-PHY v4.1 IP, Silicon Proven in TSMC 12FFC
- MIPI M-PHY v4.1 IP, Silicon Proven in TSMC 28 HPC+