English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
Dolphin Technology provides a complete NAND FLASH I/O library package. The package includes configurable IO's, power cells, fillers, spacers and analog cells. ESD and latch-up prevention structures are built-in into the library.
View Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF full description to...
- see the entire Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF datasheet
- get in contact with Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF Supplier
IO IP
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 16nm
- TSMC 3nm (N3E) 1.8V SD/eMMC IO
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 12nm
- ONFI 4.1 NAND Flash Controller & PHY & IO Pads on 28nm
- 2-16Gbps Multi-Protocol IO Supporting BOW, OHBI and UCIe
- LVDS IO handling data rate up to 50Mbps with maximum loading 60pF