English
NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
You are here:
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
Truechip's NoC Silicon IP provides chip designers and architects with an efficient way to connect multiple TileLink based master and slave devices with reduced latency, power, and area. NoC Silicon IP also helps to reduce the usage of interconnecting wires and resources inside the chip.
View NoC Silicon IP for RISC-V based chips supporting the TileLink protocol full description to...
- see the entire NoC Silicon IP for RISC-V based chips supporting the TileLink protocol datasheet
- get in contact with NoC Silicon IP for RISC-V based chips supporting the TileLink protocol Supplier
Block Diagram of the NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
