English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
You are here:
OCTAL SPI Master IP
Octal SPI master is full-featured, easy-to-use, synthesizable design, compatible with standard protocol of Macronix (MX66LM1G45G) Octal SPI REV.1.0 specification.Through its octal SPI master compatibility,it provides a simple interface to a wide range of low-cost devices. OCTAL SPI master IIP is proven in FPGA environment.The host interface of the OCTAL SPI master can be AMBA APB, AMBA AHB, AMBA AHB-Lite, AMBA AXI, AMBA AXI-Lite, VCI, OCP, Avalon, PLB, Tilelink, Wishbone or Custom protocol.
View OCTAL SPI Master IP full description to...
- see the entire OCTAL SPI Master IP datasheet
- get in contact with OCTAL SPI Master IP Supplier
octal spi IP
- AHB Octal SPI Controller with Execute in Place
- Serial Peripheral Interface - Master/Slave with single, dual, quad and octal SPI Bus support
- xSPI - PSRAM Master
- Serial Peripheral Interface – Master/Slave with Octal, Quad, Dual and Single SPI Bus support
- Dolphin Octal SPI Controller
- AXI / AHB / APB - SPI Flash Memory Controller - Octal/Quad/Dual/Single SPI I/O - CPU access to Flash and optional Execute-in-Place (XIP), Boot, DMA