You are here:

On-chip APB SRAM Memory Controller

CoreAPBSRAM provides an APB bus interface to the embedded SRAM memory blocks within Microsemi's Flash devices. In these devices, software running on an APB-based microprocessor will be able to read and write the embedded SRAM. CoreAPBSRAM implements a standard Slave APB Bus 32-bit hardware interface. The core supports the ability to logically merge multiple SRAM blocks into one large area of SRAM.

View On-chip APB SRAM Memory Controller full description to...

see the entire On-chip APB SRAM Memory Controller datasheet
get in contact with On-chip APB SRAM Memory Controller Supplier

On-chip APB SRAM Memory Controller IP

See more On-chip APB SRAM Memory Controller IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

On-chip APB SRAM Memory Controller

View On-chip APB SRAM Memory Controller full description to...

On-chip APB SRAM Memory Controller IP

Partner with us

List your Products

Design-Reuse.com