PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 28HKMG
The PCIe2.0 PHY IP transceiver is optimized for low power consumption and small die area while retaining great result and data throughput. The PCIe2.0 PHY IP includes an on-chip physical transceiver solution with ESD protection, a built-in self-test module with inbuilt jitter injection, and a dynamic normalization circuit that ensures full support for high-performance configurations.
View PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 28HKMG full description to...
- see the entire PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 28HKMG datasheet
- get in contact with PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 28HKMG Supplier