English
You are here:
PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC
The PCIe 2.0 PHY IP presents a configurable physical layer (PHY) IP solution tailored for Consumer Electronics. It combines mixed signal circuits to facilitate data transfer speeds of both 2.5GT/s and 5.0GT/s, adhering to PCIe 2.0 basic standards. Comprising two layers, namely the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), it seamlessly interfaces with the PCIe 2.0 MAC layer through the standard PIPE-3.0 interface.
Designed for minimal power consumption and compact device footprint, the PCIe 2.0 PHY IP transceiver maintains excellent performance and data throughput. It incorporates an on-chip physical transceiver solution featuring ESD protection, an integrated self-test module with built-in jitter injection, and a dynamic equalization circuit ensuring comprehensive support for high-performance architectures.
The PCIe 2.0 PHY IP presents a configurable physical layer (PHY) IP solution tailored for Consumer Electronics. It combines mixed signal circuits to facilitate data transfer speeds of both 2.5GT/s and 5.0GT/s, adhering to PCIe 2.0 basic standards. Comprising two layers, namely the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), it seamlessly interfaces with the PCIe 2.0 MAC layer through the standard PIPE-3.0 interface.
Designed for minimal power consumption and compact device footprint, the PCIe 2.0 PHY IP transceiver maintains excellent performance and data throughput. It incorporates an on-chip physical transceiver solution featuring ESD protection, an integrated self-test module with built-in jitter injection, and a dynamic equalization circuit ensuring comprehensive support for high-performance architectures.
Designed for minimal power consumption and compact device footprint, the PCIe 2.0 PHY IP transceiver maintains excellent performance and data throughput. It incorporates an on-chip physical transceiver solution featuring ESD protection, an integrated self-test module with built-in jitter injection, and a dynamic equalization circuit ensuring comprehensive support for high-performance architectures.
The PCIe 2.0 PHY IP presents a configurable physical layer (PHY) IP solution tailored for Consumer Electronics. It combines mixed signal circuits to facilitate data transfer speeds of both 2.5GT/s and 5.0GT/s, adhering to PCIe 2.0 basic standards. Comprising two layers, namely the Physical Media Attachment (PMA) layer and the Physical Coding Sublayer (PCS), it seamlessly interfaces with the PCIe 2.0 MAC layer through the standard PIPE-3.0 interface.
Designed for minimal power consumption and compact device footprint, the PCIe 2.0 PHY IP transceiver maintains excellent performance and data throughput. It incorporates an on-chip physical transceiver solution featuring ESD protection, an integrated self-test module with built-in jitter injection, and a dynamic equalization circuit ensuring comprehensive support for high-performance architectures.
View PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC full description to...
- see the entire PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC datasheet
- get in contact with PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC Supplier
Block Diagram of the PCIe 2.0 Serdes PHY IP, Silicon Proven in UMC 28HPC
PCIe2 IP
- Multi-protocol SerDes PMA
- Low Power PCIe2/SATA3SERDES PHY - TSMC 28HPC
- Samsung 28nm FDSOI USB3.0 and PCIE2 combo PHY
- USB3.0/PCIE2/SATA3 Combo PHY
- PHY layer solution for PCIe1.1/PCIe2.0 with a serial interface and PIPE3 compliant digital interface
- PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 28HKMG