MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
PCIe 3.1/2.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm, 40nm and 55nm)
View PCIe 3.1/2.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm, 40nm and 55nm) full description to...
- see the entire PCIe 3.1/2.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm, 40nm and 55nm) datasheet
- get in contact with PCIe 3.1/2.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm, 40nm and 55nm) Supplier
PCI Express PHY IP
- PCIe 7.0 PHY IP supporting the latest features of the evolving PCIe 7.0 specification to enable 128 GT/s and up to x16 lane configurations
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- PCI Express PHY serial link PIPE Transceiver IP cell/hard macro
- PCI Express GEN-3/Display Port SERDES PHY - Samsung 28 28LPP
- PCI Express GEN-3/SATA3 SERDES PHY - Samsung 28 28FDSOI
- PCI Express GEN 3/4 Port SERDES PHY - Samsung 14LPP