English
RT-660-FPGA DPA-Resistant Hardware Root-of-Trust Security Processor for Govt/Aero/Defense FIPS-140
You are here:
PCIe 6.0 PHY (4nm)
The PCIe PHY IP consists of hardmacro PMA and softmacro PMD compliant to PCIe Base 6.0 specification. This IP offers a cost-effective and low-power solution using 4nm FinFet CMOS technology. It includes all ESD I/Os and bump pads, and supports extensive built-in self test features such as loopback and scan.
View PCIe 6.0 PHY (4nm) full description to...
- see the entire PCIe 6.0 PHY (4nm) datasheet
- get in contact with PCIe 6.0 PHY (4nm) Supplier
Block Diagram of the PCIe 6.0 PHY (4nm) IP Core
PCIe 6.0 IP
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 6.0 PHY in TSMC (N6, N5, N4P, N3P, N3E)
- PCIe 6.0 PHY in Samsung (SF5A, SF4X, SF2)
- PCIe 6.1 Controller
- 1 to 64 Gbps PCI-Express (PCIe) 6.0 and CXL 3.0 PHY
- Configurable controllers for PCIe 6.0 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications