PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications)

The configurable and scalable Synopsys Controller IP for PCI Express® (PCIe®) 7.0 supports all required features of the PCI Express 7.0 specification, and can be configured by the user to support Endpoint (EP), Root Port, Dual Mode (DM), or Switch Port (SW) applications. The low-latency controller with MultiStream architecture allows a full 128GT/s x16 lane bandwidth with support for up to 1024-bit data paths, while enabling timing closure at 1GHz and 2GHz. The controller can ensure optimal flow with multiple sources and in multi-virtual channel implementations. Support for host, device, and dual mode enables early interoperability in absence of available 7.0 hosts and interop partners. Designers can achieve maximum throughput for Arm-based SoCs with the controller’s support for the Arm AXI and for advanced host features including deferrable memory writes. The controller's reliability, availability and serviceability (RAS) features enhance data integrity, simplify firmware development and improve link bring-up.
The Synopsys Controller IP for PCIe 7.0 seamlessly interoperates with the silicon-proven PHY IP for PCIe 7.0 in advanced FinFET processes to provide a low-risk solution that designers can use to accelerate time-to-market and efficiently deliver differentiated products that require the 128GT/s PCIe 7.0 technology. To protect against data tampering and physical attacks in high performance computing SoCs using the PCIe 7.0 interface, Synopsys offers standards-compliant IDE Security IP Modules, including TDISP and Host TEE (Arm CCA) support.

• see the entire PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications) datasheet
• get in contact with PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications) Supplier