English
You are here:
PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process.
PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process.
View PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process. full description to...
- see the entire PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process. datasheet
- get in contact with PCIE Gen.II PHY; UMC 65nm LP/RVT LowK Logic Process. Supplier
Interface Solution IP
- Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
- PCIe 6.1 Controller
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 4.0 Controller with AMBA AXI interface
- Very compact (500 LUTs) Camera Sensor Receiver Interface Converting from MIPI CSI-2 to AXI4-Stream Video Standard
- HW/SW interface foundation for design innovation