NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
PCIe Gen4/5 Ref SSCG PLL - TSMC CLN3E
The PLL macro is implemented in Analog Bits’ proprietary architecture that uses core and 1.2V IO devices. With all components integrated, jitter performance and standby-power are significantly improved.
View PCIe Gen4/5 Ref SSCG PLL - TSMC CLN3E full description to...
- see the entire PCIe Gen4/5 Ref SSCG PLL - TSMC CLN3E datasheet
- get in contact with PCIe Gen4/5 Ref SSCG PLL - TSMC CLN3E Supplier