English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
PCIe Gen5/4 Retimer
Retimer that are Physical Layer protocol aware and that interoperate with any pair of Components with any compliant channel on each side of the Retimer. An important capability of a Physical Layer protocol aware Retimer is to execute the Phase 2/3 of the equalization procedure in each direction. A maximum of two Retimers are permitted between an Upstream and a Downstream Port.
View PCIe Gen5/4 Retimer full description to...
- see the entire PCIe Gen5/4 Retimer datasheet
- get in contact with PCIe Gen5/4 Retimer Supplier
Block Diagram of the PCIe Gen5/4 Retimer IP Core
