PCIe Multifunction IP Core for Intel FPGAs
that incorporate more than one physical PCIe
function. Such endpoints are called
multifunction devices. The big advantage of a
multifunction device is, that a separate device
driver can be associated to each physical
function. This simplifies driver development and
maintenance significantly by separating the
peripheral functions logically into different
device drivers.
The Intel PCIe hardblocks in the Cyclone V /
Arria V FPGA device families support multifunction devices natively but on a very low
level.
Smartlogic’s PCI Express multifunction IP core
for Cyclone V FPGAs offers a fully productized
IP core with optional DMA support. The core
operates with industry standard interfaces (AXI
and AXI Stream) and encapsulates the whole
PCI Express protocol know-how. This frees the
FPGA designer to concentrate on the project
specific design tasks.
View PCIe Multifunction IP Core for Intel FPGAs full description to...
- see the entire PCIe Multifunction IP Core for Intel FPGAs datasheet
- get in contact with PCIe Multifunction IP Core for Intel FPGAs Supplier
Block Diagram of the PCIe Multifunction IP Core for Intel FPGAs
PCIe IP
- PCIe 5.0 Integrity and Data Encryption Security Module
- PCIe 6.0 Integrity and Data Encryption Security Module
- PCIe 5.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC
- Multi-protocol SerDes PMA
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP