English
NVM OTP NeoBit in Maxchip (180nm, 160nm, 150nm, 110nm, 90nm, 80nm)
You are here:
PLL (Frequency Synthesizer) IP, Input: 10MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um SP/FSG process
Input 10M-200MHz, output 25M-400MHz, frequency synthesizable PLL, UMC 0.13um SP/FSG Logic process.
View PLL (Frequency Synthesizer) IP, Input: 10MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um SP/FSG process full description to...
- see the entire PLL (Frequency Synthesizer) IP, Input: 10MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um SP/FSG process datasheet
- get in contact with PLL (Frequency Synthesizer) IP, Input: 10MHz - 200MHz, Output: 25MHz - 400MHz, UMC 0.13um SP/FSG process Supplier
PLL/DLL IP
- Programmable DLL, fully digital PLL - TSMC 28nm 28HP (CLN28HP)
- Programmable DLL, fully digital PLL - TSMC 40nm 40G (CLN40G)
- Programmable DLL, fully digital PLL - TSMC 40nm 40LP (CLN40lp)
- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
- High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX