English
You are here:
PLL (Frequency Synthesizer) IP, Input: 25MHz - 27MHz, Output: 1050MHz - 1070MHz, UMC 0.13um HS/FSG process
UMC 0.13um HS/FSG process PLL for DDR2. Clock input 25-27MHz, clock output 1050-1070MHz.
View PLL (Frequency Synthesizer) IP, Input: 25MHz - 27MHz, Output: 1050MHz - 1070MHz, UMC 0.13um HS/FSG process full description to...
- see the entire PLL (Frequency Synthesizer) IP, Input: 25MHz - 27MHz, Output: 1050MHz - 1070MHz, UMC 0.13um HS/FSG process datasheet
- get in contact with PLL (Frequency Synthesizer) IP, Input: 25MHz - 27MHz, Output: 1050MHz - 1070MHz, UMC 0.13um HS/FSG process Supplier
PLL/DLL IP
- Programmable DLL, fully digital PLL - TSMC 28nm 28HP (CLN28HP)
- Programmable DLL, fully digital PLL - TSMC 40nm 40G (CLN40G)
- Programmable DLL, fully digital PLL - TSMC 40nm 40LP (CLN40lp)
- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
- High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX