English
You are here:
PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process
Input 5M-100MHz, output 20M-400MHz, frequency synthesizable PLL, UMC 0.13um Logic Fusion (FSG) process.
View PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process full description to...
- see the entire PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process datasheet
- get in contact with PLL (Frequency Synthesizer) IP, Input: 5MHz - 100MHz, Output: 20MHz - 400MHz, UMC 0.13um LL/FSG process Supplier
PLL/DLL IP
- Programmable DLL, fully digital PLL - TSMC 28nm 28HP (CLN28HP)
- Programmable DLL, fully digital PLL - TSMC 40nm 40G (CLN40G)
- Programmable DLL, fully digital PLL - TSMC 40nm 40LP (CLN40lp)
- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
- High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX