English
You are here:
PLL IP, Input: 25MHz, Output: 156.25MHz, UMC 40nm LP process
Jitter clean integer-N LC-PLL for serdes, output frequency is 156.25M, input frequency is 25M for Low-Jitter Mode, 156.25M for JitteRClean Mode. UMC 40nm LP Low-K Logic process.
View PLL IP, Input: 25MHz, Output: 156.25MHz, UMC 40nm LP process full description to...
- see the entire PLL IP, Input: 25MHz, Output: 156.25MHz, UMC 40nm LP process datasheet
- get in contact with PLL IP, Input: 25MHz, Output: 156.25MHz, UMC 40nm LP process Supplier
PLL/DLL IP
- Programmable DLL, fully digital PLL - TSMC 28nm 28HP (CLN28HP)
- Programmable DLL, fully digital PLL - TSMC 40nm 40G (CLN40G)
- Programmable DLL, fully digital PLL - TSMC 40nm 40LP (CLN40lp)
- Fully Digital Glitch Free PLL TSMC HPC+28nm - 200-2000 MHz
- High Performance Fractional-N RF Frequency Synthesizer PLL in UMC 40LP
- Fractional-N PLL for Performance Computing in GlobalFoundries 22FDX