LVDS IO handling data rate up to 50Mbps with maximum loading 60pF
Power input 1.1v, 4-level voltage detector, UMC 40nm LP/HVT LowK Logic process
View Power input 1.1v, 4-level voltage detector, UMC 40nm LP/HVT LowK Logic process full description to...
- see the entire Power input 1.1v, 4-level voltage detector, UMC 40nm LP/HVT LowK Logic process datasheet
- get in contact with Power input 1.1v, 4-level voltage detector, UMC 40nm LP/HVT LowK Logic process Supplier