Power On Reset Circuit

The designated IP is a power on reset circuit intended for integration into 130nm CMOS technology System on Chips. RESET threshold value is determined by 2VTN+VTP over a temperature range of -40 to 120°C. When VDD falls below the reset threshold, RESET goes low and holds the reset signal in high state for 10us after VDD rises above the threshold.

• see the entire Power On Reset Circuit datasheet
• get in contact with Power On Reset Circuit Supplier