English
NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
You are here:
Power Switch IP, 2 inputs, HJTC 0.18um eFlash/G2 process
2 Input Power Switch, HJTC 0.18um eFlash process.
View Power Switch IP, 2 inputs, HJTC 0.18um eFlash/G2 process full description to...
- see the entire Power Switch IP, 2 inputs, HJTC 0.18um eFlash/G2 process datasheet
- get in contact with Power Switch IP, 2 inputs, HJTC 0.18um eFlash/G2 process Supplier
Power IP IP
- Multi-Protocol Crypto Packet Engine, Low Power, Bus Attached
- Low-Latency SerDes PMA
- Power Deliver Network Monitoring and Droop Detection
- PCIe Gen 6 SERDES IP - supports up to 112G LR ethernet with low power and latency
- 56G Serdes in 7nm bundled with PCie Gen 5 controller IP
- Complete USB Type-C Power Delivery PHY, RTL, and Software