English
You are here:
PowerPC Bus Master
Features
- Fully supports PowerPC 60x bus protocol, include PowerPC 603, 604, 740, 750 and 8260.
- Designed for ASIC or PLD implementations in various system environments.
- Fully static design with edge triggered flip-flops.
- Automatic bus arbitration for address bus and data bus based on internal bus request.
- Separate address bus and data bus tenure with individual grant signals.
- Supports address bus retry and data transfer error.
- Qualified address bus grant and data bus grant through the use of bus busy sig-nals.
- User specified burst data transfer and single beat data transfer.
- Supports two back-end user request ports with built-in arbitration.
- Efficient back-end bus for internal data transfer.
- Supports bus parking.
View PowerPC Bus Master full description to...
- see the entire PowerPC Bus Master datasheet
- get in contact with PowerPC Bus Master Supplier
PowerPC Bus Master IP
- I2C Master Controller w/FIFO (APB Bus)
- I2C Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)
- I2C Master / Slave Controller w/FIFO (APB Bus)
- I2C Master / Slave Controller w/FIFO (AXI & AXI-Lite Bus)
- I2C Master Controller w/FIFO (AHB & AHB-Lite Bus)
- I2C Master Controller w/FIFO (AXI & AXI-Lite Bus)