English
You are here:
Processor Memory Aliasing
CoreRemap is an APB slave that is a small control block with a singlebit register that is intended for use in control aliasing of memory resources at the bottom of the processor address space. Typically the nonvolatile Flash is located at slot 0 at the bottom of the memory map by default, but the SRAM may be made to appear at the base of the address space by setting Remap high (in which case slot 0 is addressable as slot 1). The Remap Default input determines the value of the Remap output following a reset.
View Processor Memory Aliasing full description to...
- see the entire Processor Memory Aliasing datasheet
- get in contact with Processor Memory Aliasing Supplier
Processor Memory Aliasing IP
- RISC-V ARC-V RMX-100 Ultra-low Power 32-bit Processor IP for Embedded Applications
- ARC-V RMX-500 power efficient 32-bit RISC-V processor for embedded applications
- ARC-V RHX-105 dual-issue, 32-bit RISC-V processor for real-time applications (multi-core)
- ARC-V RMX-100 ultra-low power 32-bit RISC-V processor for embedded applications
- Secure-IC Securyzr(TM) Cyber Escort Unit IP provides real time detection of sero day attacks on processor
- 32-bit Embedded RISC-V Functional Safety Processor