English
You are here:
Programmable CMOS HF divider (16…4095 dividing ratio)
The programmable CMOS frequency divider consists of two independent circuits. The first one a set of 8 serially connected dividers with the varied dividing ratio 2/3. This structure is especially effective for wide range of dividing ratio since the number of triggers to accomplish the specified ratio is minimized. The second divider is based on the prescaler with the varied dividing ratio 4/5 and the two programmable binary-decimal counters.
The dividing ratio is 16…4095. Input frequency is 1000...1900 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
The dividing ratio is 16…4095. Input frequency is 1000...1900 MHz.
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
View Programmable CMOS HF divider (16…4095 dividing ratio) full description to...
- see the entire Programmable CMOS HF divider (16…4095 dividing ratio) datasheet
- get in contact with Programmable CMOS HF divider (16…4095 dividing ratio) Supplier
CMOS frequency divider N-divider IP
- Programmable 9-bit CMOS frequency divider (2…511 dividing ratio)
- Programmable CMOS frequency divider (32...16383 dividing ratio)
- Programmable CMOS frequency divider (56..16383 dividing ratio)
- Programmable frequency divider (56 to 16383 dividing ratio)
- Phase-locked loop clock generator
- Wide band 3Ghz-6GHz fractional phase-locked loop