Programmable CMOS PLL high-frequency divider - TSMC BiCMOS SiGe 180 nm

The CMOS PLL high-frequency divider consists of the converter of a differential input signal to an unipolar signal with a supply voltage peak-to-peak, a prescaler with variable dividing ratio 4/5 and two binary decade counters.
The block is fabricated on TCMS BiCMOS 0.18 um technology.

• see the entire Programmable CMOS PLL high-frequency divider datasheet
• get in contact with Programmable CMOS PLL high-frequency divider Supplier