Programmable Special IO in SMIC0.13um

AR750S13 is a programmable special IO cell supporting various JEDEG standards, such as LVDS, LVTTL, LVCMOS-33/25/18/15, SSTL_3/2/18. The IP is extremely suitable for FPGA/MPGA design where special IO functions are desired to meet customers' various requirements.

View Programmable Special IO in SMIC0.13um full description to...

see the entire Programmable Special IO in SMIC0.13um datasheet
get in contact with Programmable Special IO in SMIC0.13um Supplier

LVDS SSTL HSTL CMOS PECEL JEDEC IP

Camera sub-LVDS/mini-LVDS/LVDS/HiSPi(SLVS-400, HiVCM)/MIPI-DPHY/CMOS 6-7mode Combo-Receiver 1.5Gbps
High-voltage solutions in baseline TSMC and GlobalFoundries technology
Configurable I/O

See more LVDS SSTL HSTL CMOS PECEL JEDEC IP >>

No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.

Partner with us

List your Products

Suppliers, list your IPs for free.

List your Products

Design-Reuse.com

Contact Us
About us
D&R Partner Program
Advertise with Us
Privacy Policy