Pulse Per Second Slave (PPS) core

NetTimeLogic’s PPS Slave Clock is a full hardware (FPGA) only implementation of a synchronization core able to synchronize to a Pulse per Second input. The whole algorithms and calculations are implemented in the core, no CPU is required. This allows running PPS synchronization completely independent and standalone from the user application. The core can be configured either by signals or by an AXI4Light-Slave Register interface.

All calculations and corrections are implemented completely in HW.

• see the entire Pulse Per Second Slave (PPS) core datasheet
• get in contact with Pulse Per Second Slave (PPS) core Supplier