English
You are here:
Quad SPI-3 to SPI-4 PHY Layer Bridge
The Quad SPI-3 to SPI-4 Bridge Intellectual Property (IP) Core targets the programmable array section of the ORCA ORSPI4 FPSC and provides the PHY Layer bridging function between one to four SPI-3 links and a SPI-4 link.
View Quad SPI-3 to SPI-4 PHY Layer Bridge full description to...
- see the entire Quad SPI-3 to SPI-4 PHY Layer Bridge datasheet
- get in contact with Quad SPI-3 to SPI-4 PHY Layer Bridge Supplier
Block Diagram of the Quad SPI-3 to SPI-4 PHY Layer Bridge
FPGA IP
- RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Complete USB Type-C Power Delivery PHY, RTL, and Software
- Ethernet TSN Switch IP Core - Efficient and Massively Customizable
- CXL 2.0 Agilex FPGA Acclerator Card
- PCIe Gen3 to SRIO Gen3 Bridge (FPGA)
- Secure-IC's Securyzr(TM) AES-GCM Multi-Booster Réduire la liste des FPGA aux noms des gammes