English
MIPI M-PHY G4 Type 1 2Tx2RX in TSMC (16nm, 12nm, N7, N6, N5, N4, N3A, N3E)
You are here:
Queue Structure
The A2Q implements hardware queues for use as FIFOs and LIFOs for inter-process communications, especially in real-time applications. They can be used for secure communications between intelligent DMA controllers, CPUs and other intelligent I/O devices. These queues can be used to, in many cases, eliminate the RTOS from time critical sections of complex System-on-Chip designs.
View Queue Structure full description to...
- see the entire Queue Structure datasheet
- get in contact with Queue Structure Supplier
FIFO and LIFO IP
- USB 2.0 Device with FIFO Interface (USB20HF)
- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
- SPI Master / Slave Controller w/FIFO (APB Bus)
- eSPI & SPI Master/Slave Controller w/FIFO (APB, AHB, or AXI Bus)
- I2C Master Controller w/FIFO (APB Bus)
- I2C Master / Slave Controller w/FIFO (AHB & AHB-Lite Bus)