English
MIPI C-PHY v1.2 D-PHY v2.1 TX 3 trios/4 Lanes in TSMC (16nm, 12nm, N7, N6, N5, N3E)
You are here:
RC Oscillator IP, Output: 40MHz, UMC 0.13um HS/FSG process
Internal-RC, trimmable fixed frequency 40MHz. Input 1.08V-1.5V VBG=0.615V, UMC 0.13um HS/FSG Logic process.
View RC Oscillator IP, Output: 40MHz, UMC 0.13um HS/FSG process full description to...
- see the entire RC Oscillator IP, Output: 40MHz, UMC 0.13um HS/FSG process datasheet
- get in contact with RC Oscillator IP, Output: 40MHz, UMC 0.13um HS/FSG process Supplier
Clock IP IP
- TSMC CLN7FF 7nm Clock Generator PLL - 800MHz-4000MHz
- Adaptive Clock Generation Module for DVFS and Droop Response
- TSMC CLN20SOC 20nm Clock Generator PLL - 700MHz-3500MHz
- Extended MIPI CSI2 Serial Video Receiver, 64 bits, 8 data lanes, 4 pixels/clock
- MEMS-based Clock Generator with On-chip Temperature Compensation
- IEEE1588 & IEEE802.1AS PTP Ordinary Clock (OC) core