Reed Solomon Error Correcting Code ECC
Zero latency, low gate count, low power, asynchronous Reed Solomon Code based Error correction FEC:
The whole operation of encoding and decoding is asynchronous and is pure combinatorial gates without use of any synchronous logic, making it zero latency RTL.
Symbol size is ‘m’ bits for all Galois Field operations.
View Reed Solomon Error Correcting Code ECC full description to...
- see the entire Reed Solomon Error Correcting Code ECC datasheet
- get in contact with Reed Solomon Error Correcting Code ECC Supplier