English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
You are here:
Retention Alternating Regulator - High temperature (Grade 1, Tj=150°)
RAR-eSR-qLR-OV-LB-LS-ref-[2.7-5.5]-[0.55-3.3].07e, as any Power Management Virtual Component designed by Dolphin Design, is readily retargetable toward any submicron CMOS process.
Applicable to automotive, industrial.
Designed for extended mission profile (aging report available)
Applicable to automotive, industrial.
Designed for extended mission profile (aging report available)
View Retention Alternating Regulator - High temperature (Grade 1, Tj=150°) full description to...
- see the entire Retention Alternating Regulator - High temperature (Grade 1, Tj=150°) datasheet
- get in contact with Retention Alternating Regulator - High temperature (Grade 1, Tj=150°) Supplier
Combo Regulators IP
- TSMC 22ULL Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- TSMC 40 ULP eFlash Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- TSMC 40nm LP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40 ULP Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- GF 22FDX combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40nm ULP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode