1.8V/3.3V I2C 5V Failsafe Failtolerant Automotive Grade 1 in GF (12nm)
Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode
The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g has the possibility to control the booting sequence even when the digital inputs are not yet valid. This function is particularly useful when the RAR supplies the ACU of the SoC. A proper starting sequence is guaranteed even if the ACU is not yet supplied.
The RAR-eSR-qLR-ref-[1.62-3.63]-[0.55-2.5].04g can be used in different modes:
- The Normal Mode: In this mode the eSR is activated and regulates the output. At the same time the qLR is inactivated and its output, VOUT, is set in high-impedance. In this mode the RAR can source up to 100 mA, 200 mA or 500 mA (depending on the embedded eSR).
- The Retention Mode: In this mode the qLR is activated and regulates the output. At the same time the eSR is disactivated and its output, LX, is set in high-impedance.
- The HIZ mode: The outputs of both regulators are in high-impedance state. In this case, the eSR is shut down to reduce the power consumption. HIZ Mode is set by asserting EN and HIZ.
- The Pull-Down Mode, when both regulators are shut down to minimize the power consumption. Both regulator?s outputs are also pulled down to ground. This mode is set by de-asserting EN.
- A internal integrated Local Supply Monitoring (LSM) function is also provided to ensure clean reinitialization if AVD drops below a certain threshold and then restored in a short period of time.
The regulator also features a high impedance (HIZ) mode where its output is kept in a high impedance state to allow the output to be forced via either another regulator, a power switch, or any other mean, provided that the output voltage is kept between 0 V and VAV D.
This product comes with all power pads required for AVD, AVDPWR, LX, VSENSE, GNDSENSE,
and AVS ports, and include their own ESD (Electro-Static Discharge) protection structures.
View Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode full description to...
- see the entire Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode datasheet
- get in contact with Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode Supplier
Block Diagram of the Retention Alternative Regulator, combines high efficiency in normal mode and ultra-low quiescent current for sleep mode
Combo Regulators IP
- TSMC 22ULL Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- TSMC 40 ULP eFlash Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- TSMC 40nm LP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40 ULP Combo voltage regulator combining a linear regulator for active mode with an ultra-low quiescent regulator for sleep mode
- GF 22FDX combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode
- TSMC 40nm ULP combo voltage regulator combining a high efficiency DC-DC for operation in normal mode and an ultra-low quiescent uLDO to supply AON domain during sleep mode