English
LDO Voltage Regulator, 30 mA, Adjustable 0.45 V to 0.9 V Output
You are here:
SC12 ECO Kit - GLOBALFOUNDRIES 55 nm 55LPX
ARM® Logic IP solutions are the ideal choice for advanced, deep submicron SoC designs. The Standard Cell Libraries are complemented by Power Management Kit and ECO Kit extensions, delivering optimal performance, power and area results.
View SC12 ECO Kit - GLOBALFOUNDRIES 55 nm 55LPX full description to...
- see the entire SC12 ECO Kit - GLOBALFOUNDRIES 55 nm 55LPX datasheet
- get in contact with SC12 ECO Kit - GLOBALFOUNDRIES 55 nm 55LPX Supplier
Logic IP IP
- Aeonic Generate Digital PLL for multi-instance, core logic clocking
- Duet Package of Embedded Memories and Logic Libraries for GF (55nm, 40nm, 22nm)
- Duet Package of Embedded Memories and Logic Libraries for Huali (55nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for SMIC (65nm, 40nm)
- Duet Package of Embedded Memories and Logic Libraries for TSMC (65nm, 40nm, 28nm, 16nm, N7, N6, N5, N4P)
- Duet Package of Embedded Memories and Logic Libraries for UMC (40nm, 28nm)